chip on wafer on substrate

chip on wafer on substrate

 Wafer-level chip size packaging is an advanced packaging technology, which changes the traditional packaging process, realizing the direct chip packaging in the wafer manufacturing stage.

chip on wafer on substrate

what is silicon substrate